References

[1]

D. A. Patterson and J. L. Hennessy, Computer Organization and Design RISC-V Edition: The Hardware Software Interface, 1st ed. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2017.

[2]

J. von Neumann, “First draft of a report on the EDVAC,” IEEE Annals of the History of Computing, vol. 15, no. 4, pp. 27–75, 1993, doi: 10.1109/85.238389.

[3]

R. E. Kessler, E. J. McLellan, and D. A. Webb, “The alpha 21264 microprocessor architecture,” in Proceedings international conference on computer design. VLSI in computers and processors (cat. no.98CB36273), 1998, pp. 90–95. doi: 10.1109/ICCD.1998.727028.

[4]

D. Patterson and A. Waterman, The RISC-V Reader: An Open Architecture Atlas. Strawberry Canyon, 2017.

[5]

A. Waterman, K. Asanovic, et al., “The RISC-V Instruction Set Manual Volume I: Unprivileged ISA,” Document Version, vol. 20250508, 2025.

[6]

A. Waterman, K. Asanovic, et al., “The RISC-V Instruction Set Manual Volume II: Privileged Architecture,” Document Version, vol. 20250508, 2025.

[7]

“A ‘C’ test: The 0x10 best questions for would-be embedded programmers.” https://rmbconsulting.us/publications/a-c-test-the-0x10-best-questions-for-would-be-embedded-programmers/.

[8]

“GitHub - riscv-non-isa/riscv-asm-manual: RISC-V Assembly Programmer’s Manual — github.com.” https://github.com/riscv-non-isa/riscv-asm-manual.

[9]

“RISC-V Assembly Programming: About the Book — riscv-programming.org.” https://riscv-programming.org/book.html.

[10]

“GitHub - riscv-non-isa/riscv-elf-psabi-doc: A RISC-V ELF psABI Document — github.com.” https://github.com/riscv-non-isa/riscv-elf-psabi-doc.

[11]

“Symbols (Using as) — sourceware.org.” https://sourceware.org/binutils/docs/as/Symbols.html.

[12]

R. E. Bryant and D. R. O’Hallaron, Computer systems: A programmer’s perspective, global edition, 3rd ed. London, England: Pearson Education, 2015.

[13]

T. H. Cormen and C. E. Leiserson, Introduction to algorithms, fourth edition. London, England: MIT Press, 2022.

[14]

J.-L. Baer, Microprocessor architecture: From simple pipelines to chip multiprocessors. Cambridge University Press, 2009.